

Implementation of Various Logic Circuits and Evaluation by Power Efficiency

Siddhesh Posam¹, Saurabh Tripathi², Prof. Sonam Kandalgaonkar³

¹(Department of Electronics, Atharva College of Engineering, Malad-West, Mumbai-400095,

²(Department of Electronics, Atharva College of Engineering, Malad-West, Mumbai-400095,

³(Department of Electronics, Atharva College of Engineering, Malad-West, Mumbai-400095,

Abstract: The power dissipation in standard CMOS circuit can be decreased through adiabatic technique. By adiabatic technique dissipation in PMOS network may be decreased and a few of energy keep at load capacitance may be recycled rather than dissipated as heat. However the adiabatic technique is extremely sensitive about parameter variation. With the assistance of MICROWIND simulations, the energy consumption is analyzed by variation of parameter. In analysis, 2 logic families, ECRL (Efficient Charge Recovery Logic) and PFAL (Positive Feedback adiabatic Logic) are compared with standard CMOS logic for electrical converter NAND and NOR circuits. It's finding that adiabatic technique is a sweet alternative for low power application in nominative frequency vary.

Keywords: Power Consumption in CMOS, Equivalent Circuits, Four Phased Power Clock, Adiabatic Technique.

I. Introduction

The term "adiabatic" describes the physical science processes within which no energy exchange with the atmosphere, and so no dissipated energy loss. However in VLSI, the electrical charge transfer between nodes of a circuit is taken into account because the method and numerous techniques may be applied to reduce the energy loss throughout charge transfer event. Absolutely adiabatic operation of a circuit is a perfect condition. It's going to be solely achieved with terribly slow change speed. In sensible cases, energy dissipation with a charge transfer event consists of an adiabatic element and a non-adiabatic element. In standard CMOS logic circuits, from zero to VDD transition of the output node, the full output energy drawn from power offer and keep in electrical phenomenon network. Adiabatic logic circuits scale back the energy dissipation throughout change method, and utilize this energy by utilization from the load capacitance. For utilization, the adiabatic circuits use the constant current supply power offer and for scale back dissipation it uses the tetragon or curving power offer voltage. The equivalent circuit won't model the standard CMOS circuits throughout charging method of the output load capacitance. However here constant voltage supply is replaced with the constant current supply to charge and discharge the output load capacitance. Thus adiabatic change technique offers the less energy dissipation in PMOS network and reuses the keep energy within the output load capacitance by reversing the present supply. Adiabatic Logic doesn't dead switch from zero to VDD (and vice versa), however a voltage ramp is employed to charge and recover the energy from the output. Adiabatic circuits are unit low power circuits that use "reversible logic" to conserve energy. Whereas this is often a district of active analysis, current techniques believe heavily on transmission gates and four-phased tetragon clocks to attain this goal.

II. Proposed Method

CMOS Logical Families:

The types of logic circuits are

- CMOS INVERTER
- CMOS NAND
- CMOS NOR

A. CMOS Inverter

The most important CMOS gate logic is the CMOS inverter. It consists of solely 2 transistors, a try of 1 N-type and one P-type semiconductor unit. As fig. 1 shows the essential circuit of CMOS electrical converter. Voltage levels are unit logical '1' equivalent to electrical level VCC, a logical '0' (corresponding to 0V or GND).




Fig1: CMOS Inverter




Fig.2: Layout Design of CMOS Inverter

The layout style of CMOS inverter is drawn in keeping with its circuit diagram as shown in fig.2. Here, PMOS is in brown color, NMOS is in inexperienced color, the metal through that they're connected is blue in color. The red color shows polysilicon layer that is employed to grant input.




Fig.3: Simulation Waveform of CMOS Inverter

In this simulation wave shape, it's noted that once input is 'High' the corresponding output is 'low'. CMOS NAND Circuit: A logic gate (Negated AND or NOT AND) may be a gate that produces an output that's false provided that all its inputs are unit true. an occasional (0) output results provided that each the inputs to the gate are unit HIGH (1); if one or each inputs are unit LOW (0), a HIGH (1) output results. The logic gate is critical as a result of any Boolean perform may be enforced by employing a combination of NAND gates. This property is named purposeful completeness.

B. CMOS NAND Circuit:




Fig.4: CMOS NAND Gate Circuit

In CMOS NAND circuit, PMOS are connected in parallel and NMOS are connected in series.




Fig.5: Layout of CMOS NAND Gate

The layout design of CMOS NAND gate is drawn according to its circuit diagram as shown in Fig.4. In the two-input, NAND gate the P-type transistors are connected in parallel between VCC and the output, and the N-type transistors are connected in series from Vss to the output.




Fig.6:Simulation Waveform of CMOS NAND Gate

In the simulation waveform of CMOS NAND gate, it is seen that when both inputs are at 'High', the corresponding output is 'Low' and vice versa.

C. CMOS NOR Circuit:




Fig.7: CMOS NOR gate circuits

The NOR gate may be a digital gate that implements logical NOR— it behaves in keeping with the reality table to the proper. A HIGH output (1) results if each the inputs to the gate are a unit LOW (0); if one or each input is HIGH (1), an occasional output (0) results. neither is the result of the negation of the OR operator. It can even be seen as an AND gate with all the inputs inverted. neither is a performally complete operation— combination of NOR gates may be combined together to the other logical function. against this, the OR operator is monotonic because it will solely modification LOW to HIGH however not contrariwise. The layout style of CMOS neither is drawn in keeping with its circuit diagram as shown in fig.7. within the two-input NOR gate the P-type transistors are a unit connected asynchronous between VCC and also the output, whereas the N-type transistors are a unit connected in parallel from GND to the output Y.




Fig.8:Layout Design of CMOS NOR Gate




Fig.9:Simulation Waveform of CMOS NOR Gate

D. CMOS AND circuit:




Fig.10:CMOS AND circuit




Fig.11: Layout Design of CMOS AND Gate




Fig.11: Simulation Waveform of CMOS NOR Gate

E. CMOS OR circuit




Fig.12: CMOS OR circuit




Fig.13: Layout design of CMOS OR circuit




Fig.14: Simulation waveform of CMOS OR gate

III. Conclusion

The different parameter variations against CMOS logic families are investigated, that show that CMOS logic families extremely depend on its parameter variations. However, less energy consumption in CMOS logic families may be still achieved with the help of the big selection of parameter variations. NAND and NOR circuit shows higher energy saving than AND and OR at the high frequency and high load capacitance. Due to more transistor representation in CMOS AND, CMOS OR circuits, power consumption is more in that circuit over CMOS NAND, CMOS NOR gate circuits.

IV. Future Work

- In future, adiabatic logic are to be introduced which can help in overcoming the disadvantages of conventional CMOS logic circuits. For example - DFAL (Diode Free Adiabatic Logic Circuit).
- For example we will implement INVERTER, NAND, NOR, AND, OR adiabatic logic circuits.
- Study of comparison of adiabatic logics connected with different types of multipliers in different parameters may also be done in future.
- Future work also includes the design of larger adiabatic gates and circuit from the proposed buffer/inverter and dissipative energy analysis at higher frequencies and comparison with other adiabatic families.

References

- [1]. B.DilipKumarandM.Bharathi,“DesignofEnergyEfficientArithmeticCircuitsusingChargeRecoveryAdiabaticLogic”,InternationalJournalOfEngg.TrendsandTechnology,Vol.4,Issue-1,2013.
- [2]. P. Teichmann,“FundamentalsofAdiabaticLogics”,lectureonAdiabaticLogic,SpringerSeriesinAdvancedMicroelectronics34,2012.
- [3]. JianpingHUandQiChen,“ModellingandNear-ThresholdComputingofPower-GatingAdiabaticLogicCircuit”,Electricalreview,ISSN,2012.
- [4]. NazrulAnvar,ToshikazuSekine,“FundamentalLogicbasedonTwoPhasedClockedAdiabaticStaticCMOSLogic”,IEEEJournalofSemiconductorTechnologyandScience,Vol.10,No.1,2009.
- [5]. LaszloVarga,FrenceKovacs,GaborHosszu,“AnEfficientAdiabaticChargeRecoveryLogic”,IEEEpapers,2001.
- [6]. MuhammadArsalan,MaithamShams,“ComparativeAnalysisofAdiabaticLogicStyles”,IEEEpapers,INMIC2004.
- [7]. YoungjoonShin,ChanhoLee,YoungMoon,“ALow-Power16-bitRISCMicroprocessorusingECRLCircuits”,ETRIJournal,Vol.26,No.6,Dec.2004.